

CLAIMS

What is claimed is:

1. A two-transistor DRAM cell comprising:

a NMOS device; and

5 a PMOS device coupled to the NMOS device.

2. The two-transistor DRAM cell of claim 1, wherein a storage node is defined between the PMOS device and the NMOS device, the storage node having a voltage that converges to V_{high} , where V_{high} is greater than $V_{cc}/2$.

10

3. The two-transistor DRAM cell of claim 1, further comprising:

an n-channel (NMOS) device coupled between the read bit line and the read word line; and

a p-channel (PMOS) device coupled to the NMOS device so as to define a
15 storage node therebetween.

4. A DRAM cell comprising:

a read bit line;

a write bit line;

20 a read word line;

a write word line;

an n-channel (NMOS) device coupled between the read bit line and the read word line; and

a p-channel (PMOS) device coupled to the NMOS device so as to define a storage node therebetween.

5 5. The DRAM cell of claim 4, wherein the PMOS device is coupled between the write bit line and a gate region of the NMOS device.

6. The DRAM cell of claim 5, wherein the PMOS device comprises a gate region coupled to the write word line.

10 7. The DRAM cell of claim 4, wherein the write word line is pulled from a logic high voltage to a logic low voltage to write data into the DRAM cell.

8. The DRAM cell of claim 7, wherein the read word line, the read bit line and the write word line are held at a logic high voltage to hold data within the DRAM cell.

15

9. The DRAM cell of claim 7, wherein the data written into the DRAM cell corresponds to the voltage level of the write bit line.

10. The DRAM cell of claim 4, wherein a voltage level of the storage node
20 converges to logic high due to edge leakage current.

11. A DRAM cell comprising:
a read bit line;

a write bit line;

a read word line;

a write word line;

5 a p-channel (PMOS) device coupled between the read bit line and the read
word line; and

an n-channel (NMOS) device coupled between the write bit line and a gate
region of the PMOS device so as to form a storage node therebetween.

12. The DRAM cell of claim 11, wherein the NMOS device comprises a gate
10 region coupled to the write word line.

13. The DRAM cell of claim 11, wherein the NMOS device is coupled to the write
word line.

15 14. The DRAM cell of claim 13, wherein the write word line is pulled from a logic
low voltage to a logic high voltage to write data into the DRAM cell.

15. The DRAM cell of claim 13, wherein the read word line, the read bit line and
the write word line are held at a logic low voltage to hold data within the DRAM cell.

20

16. The DRAM cell of claim 13, wherein the data written into the DRAM cell
corresponds to the voltage level of the write bit line.

17. The DRAM cell of claim 11, wherein a voltage level of the storage node converges to logic high due to edge leakage current.

18. A method of storing a value to a DRAM cell, the method comprising:

5 asserting a read bit line to a first voltage level;

asserting a read word line to approximately the first voltage level; and

asserting a write bit line at approximately the first voltage level if a first value is to be stored in the DRAM cell, and asserting the write bit line at a second voltage level if a second value is to be stored in the DRAM cell; and

10 pulling a write word line from approximately the first voltage to approximately the second voltage to store the value indicated by the write bit line.

19. The method of claim 18, wherein the first voltage level comprises a logic high value and the write word line is pulled towards a logic low value.

15

20. The method of claim 18, wherein the first voltage level comprises a logic low value and the write word line is pulled towards a logic high value.

21. A system comprising:

20 an integrated circuit (IC); and

memory coupled to the IC, the memory including at least one two-transistor DRAM cell having

a NMOS device; and

a PMOS device coupled to the NMOS device.

22. The system according to claim 21, wherein the IC comprises a central processing unit, and at least one input/output module coupled to the central
- 5 processor unit.
23. The system of claim 21, wherein the memory is coupled to the IC via the communication channel.